Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture

High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture

US Patent 9401424 · Granted Jul 26, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Short circuit detection in a read/write assist capacitor of a memory2025
Device mismatch mitigation for medium range and beyond distances2025
Exploratory data interface2024
Stacked via rivets in chip hotspots2022
Multi-mode design and operation for transistor mismatch immunity2022
Switching converter, and control method and control circuit thereof2022
Circuit layout similarity metric for semiconductor testsite coverage2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Deep trench floorplan distribution design methodology for semiconductor manufact2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Integrated circuit (IC) design analysis and feature extraction2017
Modeling transistor performance considering non-uniform local layout effects2017