Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a damascene copper inductor structure using a sub-0.18 um CMOS process

Method of fabricating a damascene copper inductor structure using a sub-0.18 um CMOS process

US Patent 6667217 · Granted Dec 23, 2003

Estimated economic value: $7,076,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Semiconductor device and fabrication method thereof2025
FUSI gated device formation2025
Polysilicon design for replacement gate technology2025
Method of manufacturing a semiconductor device2025
Structure of transferring dies for use in mass transferring process2025
Recessed gate for an MV device2025
Semiconductor structure and method of forming the same2025
Inductor apparatus2025
Semiconductor structure and manufacturing method of the same2025
Semiconductor structure and method of forming the same2025
Boundary design for high-voltage integration on HKMG technology2025