Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating heterojunction bipolar transistors

Method for fabricating heterojunction bipolar transistors

US Patent 6660607 · Granted Dec 9, 2003

Estimated economic value: $6,520,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Region-based power grid generation through modification of an initial power grid2024
Integrated circuit (IC) design analysis and feature extraction2017
Structure and layout of a FET prime cell2014
Structure and layout of a FET prime cell2012
System and method for de-embedding a device under test employing a parametrized 2010
Incorporation of carbon in silicon/silicon germanium epitaxial layer to enhance 2010
Field effect transistor having an asymmetrically stressed channel region2008
Epitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on2007
Incorporation of carbon in silicon/silicon germanium epitaxial layer to enhance 2007
Bipolar device having shallow junction raised extrinsic base and method for maki2005
Epitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on2005
In-situ monitoring and control of germanium profile in silicon-germanium alloy f2005