Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit, system, and method for programmably setting an input to a prioritizer of a latch to avoid a non-desired output state of the latch

Circuit, system, and method for programmably setting an input to a prioritizer of a latch to avoid a non-desired output state of the latch

US Patent 6657472 · Granted Dec 2, 2003

Estimated economic value: $5,891,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logic for implementing a dual clock domain read access with predictable timing f2011
Device that provides the functionality of dual-ported memory using single-ported2010
Method and apparatus for aggregating Ethernet streams2008
Method and device for selecting one of multiple clock signals based on frequency2008
Method and architecture for synchronizing a path generator and/or extractor to a2008
High PSRR, high accuracy, low power supply bandgap circuit2007
Low-voltage, low static phase offset differential charge pump2007
System and method for staging concurrent accesses to a memory address location v2007
Phase-locked loop and delay-locked loop including differential delay cells havin2007
Logic for generating multicast/unicast address (es)2006
Architecture for implementing virtual multiqueue fifos2005
Method, architecture and circuitry for controlling pulse width in a phase and/or2005