Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and architecture for synchronizing a path generator and/or extractor to a processor

Method and architecture for synchronizing a path generator and/or extractor to a processor

US Patent 7334147 · Granted Feb 19, 2008

Estimated economic value: $6,956,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logic for implementing a dual clock domain read access with predictable timing f2011
Device that provides the functionality of dual-ported memory using single-ported2010
Method and apparatus for aggregating Ethernet streams2008
Method and device for selecting one of multiple clock signals based on frequency2008
System and method for staging concurrent accesses to a memory address location v2007
Logic for generating multicast/unicast address (es)2006
Architecture for implementing virtual multiqueue fifos2005
Method, architecture and circuitry for controlling pulse width in a phase and/or2005
Logic for providing arbitration for synchronous dual-port memory2004
Configurable fast clock detection logic with programmable resolution2004
FIFO read interface protocol2004
Out-of-band look-ahead arbitration method and/or architecture2004