Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for staging concurrent accesses to a memory address location via a single port using a high speed sampling clock

System and method for staging concurrent accesses to a memory address location via a single port using a high speed sampling clock

US Patent 7184359 · Granted Feb 27, 2007

Estimated economic value: $2,564,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating attack graphs in agile security platforms2024
Process risk calculation based on hardness of attack paths2023
Method and apparatus to save power in USB repeaters/re-timers2023
Method and apparatus to save power in USB repeaters/re-timers2022
USB type-C signal interface circuit2022
Power supply architecture for USB-C controllers2022
Generating attack graphs in agile security platforms2022
Criticality analysis of attack graphs2022
Generating attack graphs in agile security platforms2022
Startup regulator using voltage buffer to stabilize power supply voltage2021
Programmable gate driver control in USB power delivery2021
USB type-C sideband signal interface circuit2021