Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, architecture and circuitry for controlling pulse width in a phase and/or frequency detector

Method, architecture and circuitry for controlling pulse width in a phase and/or frequency detector

US Patent 6917661 · Granted Jul 12, 2005

Estimated economic value: $9,360,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simulation and validation of autonomous vehicle system and components2024
DFE open loop training for DDR data buffer and registered clock driver2020
Data loss protection switch system and method2013
Transmission of a continuous datastream through a re-clocked frame-based transpo2012
Data loss protection switch system and method2011
Method and system of cycle slip framing in a deserializer2011
Logic for implementing a dual clock domain read access with predictable timing f2011
Device that provides the functionality of dual-ported memory using single-ported2010
Built in self test system and method for detecting and correcting cycle slip wit2008
Method and apparatus for aggregating Ethernet streams2008
Method and system of cycle slip framing in a deserializer2008
Method and an apparatus to improve production yield of phase locked loops2008