Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual microcode RAM address mode instruction execution using operation code RAM storing control words with alternate address indicator

Dual microcode RAM address mode instruction execution using operation code RAM storing control words with alternate address indicator

US Patent 6654875 · Granted Nov 25, 2003

Estimated economic value: $5,339,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Constrained backup image defragmentation optimization within deduplication syste2018
Processes and methods for client-side fingerprint caching to improve deduplicati2017
Efficient data storage and retrieval for backup systems2016
Processes and methods for client-side fingerprint caching to improve deduplicati2014
Method and apparatus for allocating resources among backup tasks in a data backu2012
System and method for expanding the instruction set of an instruction processor2010
System and method for detecting and recovering from errors in an instruction str2010
System and method for detecting and correcting errors in a control system2008
Central control system and method for using state information to model inflight 2008
Central control system and method for using state information to model inflight 2008
Condition indicator for use by a conditional branch instruction2006
System and method for handling parity errors in a data processing system2006