Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for handling parity errors in a data processing system

System and method for handling parity errors in a data processing system

US Patent 7093190 · Granted Aug 15, 2006

Estimated economic value: $3,495,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for detecting and recovering from errors in an instruction str2010
Central control system and method for using state information to model inflight 2008
Condition indicator for use by a conditional branch instruction2006
Pipeline controller for providing independent execution between the preliminary 2006
Pipeline depth controller for an instruction processor2005
First level cache parity error inject2004
Gain control in Raman amplifiers2004
Hybrid Raman-erbium optical amplifier2003
Dual microcode RAM address mode instruction execution using operation code RAM s2003
Method for upgrading bandwidth in an optical system utilizing Raman amplificatio2003
Variable delay device for an optical component such as a polarization mode dispe2002
System and method for testing interrupt processing logic within an instruction p2000