Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a seed layer with annealed region for integrated circuit interconnects

Method of manufacturing a seed layer with annealed region for integrated circuit interconnects

US Patent 6649511 · Granted Nov 18, 2003

Estimated economic value: $4,875,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for monitoring and detecting symptoms of infectious conditio2022
Solar monitoring system for measuring solar radiation intensity2019
Security layer and methods for protecting tenant data in a cloud-mediated comput2018
Intelligent “IoT gateway”2018
Security layer and methods for protecting tenant data in a cloud-mediated comput2017
Reliability aware thermal design2016
Method and system for non-destructive determination of dielectric breakdown volt2013
Dielectric breakdown lifetime enhancement using alternating current (AC) capacit2011
Composite barrier layers with controlled copper interface surface roughness2010
Method for effectively removing polysilicon nodule defects2008
Integrated circuit design system2008
Quantifying and predicting the impact of line edge roughness on device reliabili2008