{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods used in fabricating gates in integrated circuit device structures", "item": "https://www.patentleaderboard.com/patent/6638874"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods used in fabricating gates in integrated circuit device structures

Methods used in fabricating gates in integrated circuit device structures

US Patent 6638874 · Granted Oct 28, 2003

Estimated economic value: $43,198,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Integrated circuit devices including a via and methods of forming the same2024
Dummy gate used as interconnection and method of making the same2019
Integrated circuits including magnetic tunnel junctions for magnetoresistive ran2017
Topological method to build self-aligned MTJ without a mask2017
Dummy gate used as interconnection and method of making the same2017
Integrated circuits with self aligned contacts and methods of manufacturing the 2017
Topological method to build self-aligned MTJ without a mask2015
Methods for fabricating integrated circuits using improved masks2015
Method to reduce magnetic film stress for better yield2015
Method to reduce magnetic film stress for better yield2014
Fabrication method for embedded magnetic memory2014