{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods for fabricating integrated circuits using improved masks", "item": "https://www.patentleaderboard.com/patent/9165770"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating integrated circuits using improved masks

Methods for fabricating integrated circuits using improved masks

US Patent 9165770 · Granted Oct 20, 2015

Estimated economic value: $1,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical memory devices2025
Semiconductor device2025
Stacked transistors having an isolation region therebetween and a common gate el2025
Integrated circuit devices including a via and methods of forming the same2024
Integrated circuit devices including a via and methods of forming the same2024
Semiconductor device having a self-forming barrier layer at via bottom2024
Fully aligned via integration with selective catalyzed vapor phase grown materia2023
Multiple patterning with mandrel cuts defined by block masks2022
Vertical memory devices2022
Via structures and via patterning using oblique angle deposition processes2020
Interconnect formation with chamferless via, and related interconnect2020
Substrate structure with spatial arrangement configured for coupling of surface 2019