Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Planarization structure and method for dielectric layers

Planarization structure and method for dielectric layers

US Patent 6630739 · Granted Oct 7, 2003

Estimated economic value: $32,298,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Indexing of electronic devices distributed on different chips2018
Indexing of electronic devices distributed on different chips2015
Process for contact opening definition for active element electrical connections2007
Method for reducing non-uniformity or topography variation between an array and 2007
Method for manufacturing non-volatile memory device2004
Selective salicidation process for electronic devices integrated in a semiconduc2003
Method of avoiding the effects of lack of uniformity in trench isolated integrat2003
Process for the production of a semiconductor device having better interface adh2003
Process for realizing an intermediate dielectric layer for enhancing the planari2002
Process for realizing an intermediate dielectric layer for enhancing the planari2002
Method of fabricating non-volatile memory devices integrated in a semiconductor 2002
Autoaligned etching process for realizing word lines in memory devices integrate2002