Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for realizing an intermediate dielectric layer for enhancing the planarity in semiconductor electronic devices

Process for realizing an intermediate dielectric layer for enhancing the planarity in semiconductor electronic devices

US Patent 6472750 · Granted Oct 29, 2002

Estimated economic value: $11,961,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Planarization structure and method for dielectric layers2003
Planarization structure and method for dielectric layers2003
Process for the production of a semiconductor device having better interface adh2003
Process for realizing an intermediate dielectric layer for enhancing the planari2001
Process for realizing an intermediate dielectric layer for enhancing the planari2001
Method of planarizing a semiconductor device by depositing a dielectric ply stru2000
Method of planarizing a semiconductor device by depositing a dielectric ply stru2000
Process for the production of a semiconductor device having better interface adh2000
Process for depositing a stratified dielectric structure for enhancing the plana1999
Process for depositing a stratified dielectric structure for enhancing the plana1999
Process for improving the interface union among dielectric materials in an integ1998
Adhesion between dielectric layers in an integrated circuit1997