Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for on-chip decoupling capacitor using nanostructures as bottom electrode

Method and device for on-chip decoupling capacitor using nanostructures as bottom electrode

US Patent 6599808 · Granted Jul 29, 2003

Estimated economic value: $49,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermal management in horizontally or vertically stacked dies2025
Stitched sensor for deleting or measuring acting force2024
Semiconductor device package comprising thermal interface layer and method of fa2022
Heating element and method for manufacturing same2019
Integrated circuit package having rectangular aspect ratio2018
Three-dimensional stacked substrate arrangements2013
Three-dimensional stacked substrate arrangements2012
Three-dimensional stacked substrate arrangements2011
Cooling micro-channels2010
Integrated re-combiner for electroosmotic pumps using porous frits2010
Method of forming a stack of heat generating integrated circuit chips with inter2010
Etch stop layer for silicon (Si) via etch in three-dimensional (3-D) wafer-to-wa2009