Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating an integrated circuit device having capacitors with a multilevel metallization

Process for fabricating an integrated circuit device having capacitors with a multilevel metallization

US Patent 6559499 · Granted May 6, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective capping of copper2012
Nanoparticle cap layer2011
Protection of Cu damascene interconnects by formation of a self-aligned buffer l2011
Nanoparticle cap layer2011
Method for laser annealing to form an epitaxial growth layer2011
Horizontal chalcogenide element defined by a pad for use in solid-state memories2010
Protection of Cu damascene interconnects by formation of a self-aligned buffer l2008
Method of forming a contact structure2008
Method and apparatus for a low write current MRAM having a write magnet2007
Method of laser annealing to form an epitaxial growth layer2007
I-shaped and L-shaped contact structures and their fabrication methods2006
Horizontal chalcogenide element defined by a pad for use in solid-state memories2006