Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method to improve performance of reads from and writes to shared memory locations

Apparatus and method to improve performance of reads from and writes to shared memory locations

US Patent 6557084 · Granted Apr 29, 2003

Estimated economic value: $13,645,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microprocessor that fuses load and compare instructions2023
Sharing instruction cache footprint between multiple threads2023
Sharing instruction cache lines between multiple threads2023
Program counter (PC)-relative load and store addressing for fused instructions2022
Handling and fusing load instructions in a processor2022
Fusion to enhance early address generation of load instructions in a microproces2021
Selectively supporting static branch prediction settings only in association wit2021
Program instruction scheduling2021
Instruction prefetching in a computer processor using a prefetch prediction vect2020
Testing content addressable memory and random access memory2020
Blocking instruction fetching in a computer processor2020
Dynamic sequential instruction prefetching2019