Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing optimization in presence of interconnect delays

Timing optimization in presence of interconnect delays

US Patent 6553338 · Granted Apr 22, 2003

Estimated economic value: $6,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing closure methodology including placement with initial delay values2017
Image manipulation for web content2016
Timing closure methodology including placement with initial delay values2013
Selection of optimal clock gating elements2011
Clock gating by usage of implied constants2010
Representing the design of a sub-module in a hierarchical integrated circuit des2006
Representing the design of a sub-module in a hierarchical integrated circuit des2006
Reduction of cross-talk noise in VLSI circuits2006
Reduction of cross-talk noise in VLSI circuits2006
Method for rapid estimation of wire delays and capacitances based on placement o2005
Method for generating design constraints for modules in a hierarchical integrate2005
Method for generating design constraints for modules in a hierarchical integrate2005