Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test pattern compression for an integrated circuit test environment

Test pattern compression for an integrated circuit test environment

US Patent 6543020 · Granted Apr 1, 2003

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modifying a finite element mesh2025
Universal compactor architecture for testing circuits2023
Universal compactor architecture for testing circuits2023
Universal compactor architecture for testing circuits2023
Multizone quadrilateral mesh generator for high mesh quality and isotropy2023
Trajectory-optimized test pattern generation for built-in self-test2023
Trajectory-optimized test pattern generation for built-in self-test2023
Trajectory-optimized test pattern generation for built-in self-test2023
Deterministic stellar built-in self test2023
Deterministic stellar built-in self test2023
Deterministic stellar built-in self test2023
Feature based abstraction and meshing2022