Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for protecting array top oxide

Process for protecting array top oxide

US Patent 6509226 · Granted Jan 21, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple chip bridge connector2021
Porous silicon relaxation medium for dislocation free CMOS devices2020
Third type of metal gate stack for CMOS devices2020
FinFET vertical flash memory2020
FinFET with epitaxial source and drain regions and dielectric isolated channel r2020
Fully depleted SOI device for reducing parasitic back gate capacitance2020
Multiple-bit electrical fuses2020
Hybrid aspect ratio trapping2020
Porous silicon relaxation medium for dislocation free CMOS devices2020
Integrated strained stacked nanosheet FET2019
Vertical transistor including controlled gate length and a self-aligned junction2019
Fully depleted SOI device for reducing parasitic back gate capacitance2019