Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-condition BISR test mode for memories with redundancy

Multi-condition BISR test mode for memories with redundancy

US Patent 6505313 · Granted Jan 7, 2003

Estimated economic value: $4,521,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Encoding and decoding for PAM transmitter and receiver2025
Event triggered memory mapped access2014
Hard BISR scheme allowing field repair and usage of reliability controller2009
Method and system for performing built-in-self-test routines using an accumulato2009
Method and system for performing built-in self-test routines using an accumulato2007
Method for testing semiconductor devices having built-in self repair (BISR) memo2006
Built-in redundancy analysis for memories with row and column repair2004
Asynchronous bist for embedded multiport memories2003
Built-in self repair circuitry utilizing permanent record of defects2003
Decoding circuit for memories with redundancy2003
Fast built-in self-repair circuit2003
Built-in self repair circuit with pause for data retention coverage2002