Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in redundancy analysis for memories with row and column repair

Built-in redundancy analysis for memories with row and column repair

US Patent 6795942 · Granted Sep 21, 2004

Estimated economic value: $2,125,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Encoding and decoding for PAM transmitter and receiver2025
Event triggered memory mapped access2014
Method and system for performing built-in-self-test routines using an accumulato2009
Method and system for performing built-in self-test routines using an accumulato2007
Method for testing semiconductor devices having built-in self repair (BISR) memo2006
Fast built-in self-repair circuit2003
Multi-condition BISR test mode for memories with redundancy2003
Built-in self repair circuit with pause for data retention coverage2002
Built-in self-test unit having a reconfigurable data retention test2001
Redundancy analysis for embedded memories with built-in self test and built-in s2000
Reconfigurable built-in self test circuit1999
Refresh sampling built-in self test and repair circuit1999