Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decoding circuit for memories with redundancy

Decoding circuit for memories with redundancy

US Patent 6634003 · Granted Oct 14, 2003

Estimated economic value: $7,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hard BISR scheme allowing field repair and usage of reliability controller2009
Asynchronous bist for embedded multiport memories2003
Built-in self repair circuitry utilizing permanent record of defects2003
Multi-condition BISR test mode for memories with redundancy2003
Programmable moving inversion sequencer for memory bist address generation2002
Testing methodology for embedded memories using built-in self repair and identif2002
Fast comparator suitable for BIST and BISR applications2001
Circuit and method for encoding and retrieving a bit of information2001
Redundancy analysis for embedded memories with built-in self test and built-in s2000
Method of testing memory refresh operations wherein subthreshold leakage current1999