Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing methodology for embedded memories using built-in self repair and identification circuitry

Testing methodology for embedded memories using built-in self repair and identification circuitry

US Patent 6367042 · Granted Apr 2, 2002

Estimated economic value: $12,432,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hard BISR scheme allowing field repair and usage of reliability controller2009
Detecting faults in dual port FIFO memories2004
Parallel testing of a multiport memory2004
Asynchronous bist for embedded multiport memories2003
Asynchronous bist for embedded multiport memories2003
Built-in self repair circuitry utilizing permanent record of defects2003
Decoding circuit for memories with redundancy2003
Use of a scan chain for configuration of BIST unit operation2003
Detecting interport faults in multiport static memories2003
Multi-condition BISR test mode for memories with redundancy2003
Testing content addressable static memories2002
Programmable moving inversion sequencer for memory bist address generation2002