Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming sub-lithographic spaces between polysilicon lines

Method of forming sub-lithographic spaces between polysilicon lines

US Patent 6500756 · Granted Dec 31, 2002

Estimated economic value: $2,157,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of spacer formation with straight sidewall of memory cells2025
Voltage contrast metrology mark2024
Method to predict yield of a device manufacturing process2024
Method of manufacturing devices2024
Method for controlling a manufacturing process and associated apparatuses2024
Method for determining root cause affecting yield in a semiconductor manufacturi2023
Method to predict yield of a device manufacturing process2023
Method for determining a control parameter for an apparatus utilized in a semico2021
Method to predict yield of a device manufacturing process2021
Particle collector2021
Split-gate semiconductor device with L-shaped gate2020
Split-gate semiconductor device with L-shaped gate2018