Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for making a planar integrated circuit interconnect

Process for making a planar integrated circuit interconnect

US Patent 6492259 · Granted Dec 10, 2002

Estimated economic value: $14,124,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Local interconnects having different material compositions2025
Recessed local interconnect semiconductor memory device2025
Self-forming embedded diffusion barriers2025
Semiconductor backside transistor integration with backside power delivery netwo2025
Embedded metal contamination removal from BEOL wafers2025
Dielectric fill for tight pitch MRAM pillar array2024
High-density memory devices using oxide gap fill2024
Advanced copper interconnects with hybrid microstructure2024
Method of forming copper interconnect structure with manganese barrier layer2023
Electrode with alloy interface2023
Embedding magneto-resistive random-access memory devices between metal levels2022
Electrode-via structure2022