Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hard mask process to control etch profiles in a gate stack

Hard mask process to control etch profiles in a gate stack

US Patent 6475922 · Granted Nov 5, 2002

Estimated economic value: $1,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized gate implants for reducing dopant effects during gate etching2004
Etch process that resists notching at electrode bottom2004
Process to control etch profiles in dual-implanted silicon films2003
Optimized gate implants for reducing dopant effects during gate etching2003
Process to control poly silicon profiles in a dual doped poly silicon process2002
Method for a consistent shallow trench etch profile2002
Intelligent gate-level fill methods for reducing global pattern density effects2001
Method for endpoint detection during dry etch of submicron features in a semicon2001
Optimized metal etch process to enable the use of aluminum plugs2001
Use of an insulating spacer to prevent threshold voltage roll-off in narrow devi2001
Process for forming metal interconnects with reduced or eliminated metal recess 2001
Integrated etch process for polysilicon/metal gate2000