Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Intelligent gate-level fill methods for reducing global pattern density effects

Intelligent gate-level fill methods for reducing global pattern density effects

US Patent 6323113 · Granted Nov 27, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge trapping split gate embedded flash memory and associated methods2018
Line-edge roughness improvement for small pitches2016
Line-edge roughness improvement for small pitches2014
Fully differential, high Q, on-chip, impedance matching section2012
System and method allowing for safe use of a headset2012
Self-aligned patterning method by using non-conformal film and etch for flash me2011
Fully differential, high Q, on-chip, impedance matching section2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2010
Self-aligned patterning method by using non-conformal film and etch back for fla2010
Method to implement metal fill during integrated circuit design and layout2009
Fully differential, high Q, on-chip, impedance matching section2009