Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to implement metal fill during integrated circuit design and layout

Method to implement metal fill during integrated circuit design and layout

US Patent 7614024 · Granted Nov 3, 2009

Estimated economic value: $14,182,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fully differential, high Q, on-chip, impedance matching section2012
System and method allowing for safe use of a headset2012
Fully differential, high Q, on-chip, impedance matching section2011
Fully differential, high Q, on-chip, impedance matching section2009
I/O driver power distribution method for reducing silicon area2008
Fully differential, high Q, on-chip, impedance matching section2006
Method of using films having optimized optical properties for chemical mechanica2005
Pad metallization over active circuitry2004
Semiconductor pressure transducer structures and methods for making the same2004
Semiconductor inductor and methods for making the same2004
Structure to increase density of MIM capacitors between adjacent metal layers in2004
Method of using films having optimized optical properties for chemical mechanica2003