Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partial reconfiguration of a programmable gate array using a bus macro

Partial reconfiguration of a programmable gate array using a bus macro

US Patent 6462579 · Granted Oct 8, 2002

Estimated economic value: $38,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for reducing clock power in integrated circuits2012
Partial configuration of a programmable gate array using a bus macro and couplin2010
Partial configuration of a programmable gate array using a bus macro and couplin2010
Boundary-scan circuit used for analog and digital testing of an integrated circu2006
Systems and methods of utilizing virtual input and output modules in a programma2006
Partial reconfiguration of a programmable gate array using a bus macro2006
Partial reconfiguration of a programmable gate array using a bus macro2006
Clock template for configuring a programmable gate array2004
Clock template for configuring a programmable gate array2004
Corrosion inhibitor for steel-reinforced concrete2004
FIFO memory system and method with improved determination of full and empty cond2002
FIFO memory including a comparator circuit for determining full/empty conditions2002