Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FIFO memory including a comparator circuit for determining full/empty conditions using mode control and carry chain multiplexers

FIFO memory including a comparator circuit for determining full/empty conditions using mode control and carry chain multiplexers

US Patent 6405269 · Granted Jun 11, 2002

Estimated economic value: $146,311,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delaying start of user design execution2019
Clock management block2018
Implementation of related clocks2018
CRC circuits with extended cycles2017
Rescaling2016
Delaying start of user design execution2015
Configurable storage elements2015
Implementation of related clocks2015
Clock management block2015
Rescaling2014
Rescaling2014
Method and apparatus for implementing a cyclic redundancy check circuit2012