Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Drop-in test structure and methodology for characterizing an integrated circuit process flow and topography

Drop-in test structure and methodology for characterizing an integrated circuit process flow and topography

US Patent 6452412 · Granted Sep 17, 2002

Estimated economic value: $1,456,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowires, nanowire junctions, and methods of making the same2015
Arrangement and method for fabricating a semiconductor wafer2009
Method for redirecting void diffusion away from vias in an integrated circuit de2009
Scanner optimization for reduced across-chip performance variation through non-c2008
Method and apparatus for diverting void diffusion in integrated circuit conducto2008
Transistor gate shape metrology using multiple data sources2008
Method and apparatus for redirecting void diffusion away from vias in an integra2008
Method of forming a low k polymer E-beam printable mechanical support2008
Optimizing critical dimension uniformity utilizing a resist bake plate simulator2008
Composite alignment mark scheme for multi-layers in lithography2007
Split manufacturing method for advanced semiconductor circuits2007
Real time immersion medium control using scatterometry2007