Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrangement and method for fabricating a semiconductor wafer

Arrangement and method for fabricating a semiconductor wafer

US Patent 7601643 · Granted Oct 13, 2009

Estimated economic value: $11,591,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowires, nanowire junctions, and methods of making the same2015
Method for redirecting void diffusion away from vias in an integrated circuit de2009
Method and apparatus for diverting void diffusion in integrated circuit conducto2008
Method and apparatus for redirecting void diffusion away from vias in an integra2008
Method of forming a low k polymer E-beam printable mechanical support2008
Bond pad design2006
Low k polymer E-beam printable mechanical support2005
Temperature control system2005
Via and metal line interface capable of reducing the incidence of electro-migrat2005
High performance MOSFET with modulated channel gate thickness2004
Semiconductor wafer arrangement of a semiconductor wafer2004
Thermal low k dielectrics2003