Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional multi-chip package having chip selection pads and manufacturing method thereof

Three-dimensional multi-chip package having chip selection pads and manufacturing method thereof

US Patent 6448661 · Granted Sep 10, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resistive memory device and manufacturing method of the resistive memory device2025
Resistive memory device and method of operating the resistive memory device2025
Resistive memory device and manufacturing method of the resistive memory device2025
Semiconductor packages including antenna pattern2025
Semiconductor package having pads with stepped structure2025
Semiconductor device and manufacturing method of the semiconductor device2024
Semiconductor device and manufacturing method of semiconductor device2024
Method of forming a stacked memory structure with insulating patterns2024
Semiconductor package having pads with stepped structure2024
Semiconductor device and manufacturing method of a semiconductor device2023
Resistive memory device and method of operating the resistive memory device2023
Semiconductor device and manufacturing method of semiconductor device2023