Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for modeling gate capacitance of symmetrically and asymmetrically sized differential cascode voltage swing logic (DCVSL)

Method and apparatus for modeling gate capacitance of symmetrically and asymmetrically sized differential cascode voltage swing logic (DCVSL)

US Patent 6438732 · Granted Aug 20, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fine-grained disaggregated server architecture2025
Multiple dies hardware processors and methods2024
Multiple dies hardware processors and methods2023
Multiple dies hardware processors and methods2022
Functionally redundant semiconductor dies and package2021
Multiple dies hardware processors and methods2020
Fault tolerant scannable glitch latch2014
Method and circuits for early detection of a full queue2012
High speed and high throughput digital communications processor with efficient c2010
Partial address compares stored in translation lookaside buffer2007
Digital communications processor2006
Timing verifier for MOS devices and related method2005