Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for reducing power noise

Method and structure for reducing power noise

US Patent 6437252 · Granted Aug 20, 2002

Estimated economic value: $9,830,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dense via pitch interconnect to increase wiring density2025
Vertically transitioning between substrate integrated waveguides (SIWs) within a2023
Fabricating an asymmetric printed circuit board with minimized warpage2022
PCB with substrate integrated waveguides using multi-band monopole antenna feeds2022
Selective dielectric resin application on circuitized core layers2021
Multi-chip package structure having high density chip interconnect bridge with e2021
Non-destructive identifying of plating dissolution in soldered, plated through-h2021
Glass-free dielectric layers for printed circuit boards2021
Manufacturing a product using a soldering process2021
Manufacturing a product using a soldering process2021
Glass fiber coatings for improved resistance to conductive anodic filament forma2021
Glass cloth including attached fibers2020