Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimal length method for positioning unit pins in a hierarchically designed VLSI chip

Minimal length method for positioning unit pins in a hierarchically designed VLSI chip

US Patent 6415428 · Granted Jul 2, 2002

Estimated economic value: $11,850,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing automated identification of optimal sense point and sector location2019
Evaluating on-chip voltage regulation2017
Evaluating on-chip voltage regulation2017
Method and system for electromigration analysis on signal wiring2011
Integrated circuit chip having on-chip signal integrity and noise verification u2010
Decoupling capacitance analysis method2008
Method for on-chip signal integrity and noise verification using frequency depen2008
Decoupling capacitance analysis method2007
Computer aided design method and apparatus for modeling and analyzing on-chip in2006
Decoupling capacitance analysis method2006
System and method for efficient analysis of transmission lines2006
Method to include delta-I noise on chip using lossy transmission line representa2005