Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer aided design method and apparatus for modeling and analyzing on-chip interconnect structures

Computer aided design method and apparatus for modeling and analyzing on-chip interconnect structures

US Patent 7093206 · Granted Aug 15, 2006

Estimated economic value: $3,598,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device mismatch mitigation for medium range and beyond distances2025
Latch-up avoidance for sea-of-gates2023
Systems and methods for self-synchronized communications2021
Sensor array for consolidated force measurement2021
Airgap vias in electrical interconnects2021
Method for secure device-to-device communication using multilayered cyphers2021
Airgap vias in electrical interconnects2020
Apparatus and method for weight measurement during motion using force waveforms2020
Implementing automated identification of optimal sense point and sector location2019
Systems and methods for low-power single-wire communication2019
Multi-petascale highly efficient parallel supercomputer2018
Bottom self-aligned via2018