Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to include delta-I noise on chip using lossy transmission line representation for the power mesh

Method to include delta-I noise on chip using lossy transmission line representation for the power mesh

US Patent 6963204 · Granted Nov 8, 2005

Estimated economic value: $7,649,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing automated identification of optimal sense point and sector location2019
Multi-petascale highly efficient parallel supercomputer2018
Evaluating on-chip voltage regulation2017
Evaluating on-chip voltage regulation2017
Multi-petascale highly efficient parallel supercomputer2015
System-wide power management control via clock distribution network2015
Methods and apparatus for cooling electronics2014
Non-volatile memory for checkpoint storage2014
Massively parallel supercomputer2014
Variable voltage CMOS off-chip driver and receiver circuits2013
Reproducibility in a multiprocessor system2013
Global synchronization of parallel processors using clock pulse width modulation2013