Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for on-chip signal integrity and noise verification using frequency dependent RLC extraction and modeling techniques

Method for on-chip signal integrity and noise verification using frequency dependent RLC extraction and modeling techniques

US Patent 7319946 · Granted Jan 15, 2008

Estimated economic value: $35,330,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-hierarchy antenna condition verification2024
Predictive antenna diode insertion2024
Generation and selection of universally routable via mesh specifications in an i2022
Capacitance extraction2022
Extracting parasitic capacitance from circuit designs2021
Selectively grounding fill wires2021
Capacitance extraction for floating metal in integrated circuit2020
Implementing automated identification of optimal sense point and sector location2019
Method for improving capacitance extraction performance by approximating the eff2019
Process for improving capacitance extraction performance2019
Methods and computer program products for via capacitance extraction2019
Multi-petascale highly efficient parallel supercomputer2018