Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a special stress mode for N-NARY logic that initializes the logic into a functionally illegal state

Method and apparatus for a special stress mode for N-NARY logic that initializes the logic into a functionally illegal state

US Patent 6412085 · Granted Jun 25, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process and apparatus for processing a hydrocarbon gas stream2019
Device input modes with corresponding cover configurations2017
Mechanism for protecting integrated circuits from security attacks2016
Memory including a reduced leakage wordline driver2014
Minimizing transistor size in integrated circuits2006
Method and apparatus for a 1 of N signal2005
Dynamic logic scan gate method and apparatus2004
Generation of route rules2004
Method and apparatus for a N-NARY logic circuit using capacitance isolation2003
Method for calculating dynamic logic block propagation delay targets using time 2002
Method and apparatus for transforming pseudorandom binary patterns into test sti2002
Method and apparatus for scan of synchronized dynamic logic using embedded scan 2002