Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device input modes with corresponding cover configurations

Device input modes with corresponding cover configurations

US Patent 9645721 · Granted May 9, 2017

Estimated economic value: $59,435,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process and apparatus for processing a hydrocarbon gas stream2019
Mechanism for protecting integrated circuits from security attacks2016
Memory including a reduced leakage wordline driver2014
Minimizing transistor size in integrated circuits2006
Method and apparatus for a 1 of N signal2005
Dynamic logic scan gate method and apparatus2004
Generation of route rules2004
Method and apparatus for a N-NARY logic circuit using capacitance isolation2003
Method for calculating dynamic logic block propagation delay targets using time 2002
Method and apparatus for scan of synchronized dynamic logic using embedded scan 2002
Method and apparatus for a special stress mode for N-NARY logic that initializes2002
Minimizing transistor size in integrated circuits2001