Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded structures to provide electrical testing for via to via and interface layer alignment as well as for conductive interface electrical integrity in multilayer devices

Embedded structures to provide electrical testing for via to via and interface layer alignment as well as for conductive interface electrical integrity in multilayer devices

US Patent 6391669 · Granted May 21, 2002

Estimated economic value: $12,232,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit structure with optical absorber layer over optical grating co2022
Multi-layered substrates of semiconductor devices2022
Microelectronics package with ultra-low-K dielectric region between stacked ante2022
Integrated circuit structure with optical absorber layer over optical grating co2021
Pluggable LGA socket for high density interconnects2021
Microelectronics package with ultra-low-K dielectric region between stacked ante2021
Photonic die fan out package with edge fiber coupling interface and related meth2020
Interposer with lattice construction and embedded conductive metal structures2019
PIC die packaging using magnetics to position optical element2019
Pluggable LGA socket for high density interconnects2018
Structure for establishing interconnects in packages using thin interposers2018
Validation of mechanical connections2018