{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Process of enclosing via for improved reliability in dual damascene interconnects", "item": "https://www.patentleaderboard.com/patent/6383920"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of enclosing via for improved reliability in dual damascene interconnects

Process of enclosing via for improved reliability in dual damascene interconnects

US Patent 6383920 · Granted May 7, 2002

Estimated economic value: $13,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid edge couplers with voids2025
Thermo-optic phase shifters2024
Database query processing with database clients2024
Photonic integrated circuit structure with at least one tapered sidewall liner a2024
Edge couplers including a rounded region adjacent to an opening in the interconn2023
Photodiode and/or pin diode structures2023
Photodetectors and terminators including a tapered thickness2022
Optical components in the back-end-of-line stack of a photonics chip using plura2022
Multi-page splitting of a database index2022
Protection of photomasks from 193nm radiation damage using thin coatings of ALD 2021
Predictive database index modification2021
Index leaf page splits avoidance or reduction2021