Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming junction-leakage free metal salicide in a semiconductor wafer with ultra-low silicon consumption

Method of forming junction-leakage free metal salicide in a semiconductor wafer with ultra-low silicon consumption

US Patent 6383906 · Granted May 7, 2002

Estimated economic value: $2,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

One time programmable bitcell with select device in isolated well2024
Correlated electron material (CEM) devices with contact region sidewall insulati2021
Formation of correlated electron material (CEM) devices with restored sidewall r2020
Method for fabrication of a CEM device2020
Fabrication of correlated electron material (CEM) devices2020
Gate oxide breakdown in OTP memory cells for physical unclonable function (PUF) 2020
Method for fabrication of a CEM device2020
OTP cell with improved programmability2018
Three-transistor OTP memory cell2018
Atomic layer deposition of HfAlC as a metal gate workfunction material in MOS de2017
Method for integrating germanides in high performance integrated circuits2017
Air gap spacer integration for improved fin device performance2016