{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Shielded channel transistor structure with embedded source/drain junctions", "item": "https://www.patentleaderboard.com/patent/6380010"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shielded channel transistor structure with embedded source/drain junctions

Shielded channel transistor structure with embedded source/drain junctions

US Patent 6380010 · Granted Apr 30, 2002

Estimated economic value: $84,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer-level-packaged BAW devices with surface mount connection structures2019
Stealth-dicing compatible devices and methods to prevent acoustic backside refle2018
Formation of dielectric with smooth surface2018
In situ plasma clean for removal of residue from pedestal surface without breaki2017
Methods of providing dielectric to conductor adhesion in package structures2017
Bumpless build-up layer (BBUL) semiconductor package with ultra-thin dielectric 2016
Methods of providing dielectric to conductor adhesion in package structures2015
In situ plasma clean for removal of residue from pedestal surface without breaki2014
Ferroelectric polymer memory module2012
Ferroelectric polymer memory module2010
Method of reducing the surface roughness of spin coated polymer films2010
Laminating magnetic materials in a semiconductor device2010