Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for making a non-volatile memory cell with a polysilicon spacer defined select gate

Process for making a non-volatile memory cell with a polysilicon spacer defined select gate

US Patent 6365449 · Granted Apr 2, 2002

Estimated economic value: $19,958,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Isolation between semiconductor components2019
Isolation between semiconductor components2017
Schottky diode structure to reduce capacitance and switching losses and method o2008
Current integrating sense amplifier for memory modules in RFID2004
Method for reducing the capacitance across the layer of tunnel oxide of an elect2000
Wafer level dielectric test structure and related method for accelerated enduran2000
Method to improve the breakdown voltage of P-channel devices2000
EEPROM cell having reduced capacitance across the layer of tunnel oxide1998
Method for forming field oxide regions1997
Secure non-volatile memory array1996
Method of making a memory array with field oxide islands eliminated1996
Secure non-volatile memory cell1995