Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing the capacitance across the layer of tunnel oxide of an electrically-erasable programmable read-only-memory cell

Method for reducing the capacitance across the layer of tunnel oxide of an electrically-erasable programmable read-only-memory cell

US Patent 6063667 · Granted May 16, 2000

Estimated economic value: $33,943,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for making a non-volatile memory cell with a polysilicon spacer defined 2002
Wafer level dielectric test structure and related method for accelerated enduran2000
EEPROM cell having reduced capacitance across the layer of tunnel oxide1998
Secure non-volatile memory array1996
Secure non-volatile memory cell1995