Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level dielectric test structure and related method for accelerated endurance testing

Wafer level dielectric test structure and related method for accelerated endurance testing

US Patent 6060895 · Granted May 9, 2000

Estimated economic value: $34,314,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for making a non-volatile memory cell with a polysilicon spacer defined 2002
Method for reducing the capacitance across the layer of tunnel oxide of an elect2000
EEPROM cell having reduced capacitance across the layer of tunnel oxide1998
Secure non-volatile memory array1996
Secure non-volatile memory cell1995