Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit arrangement and method of maintaining cache coherence utilizing snoop response collection logic that disregards extraneous retry responses

Circuit arrangement and method of maintaining cache coherence utilizing snoop response collection logic that disregards extraneous retry responses

US Patent 6351791 · Granted Feb 26, 2002

Estimated economic value: $30,939,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache system for managing various cache line conditions2016
Proxy responder for handling anomalies in a hardware system2014
Managing cache line allocations for multiple issue processors2012
Method for generalizing design attributes in a design capture environment2009
Method for abstraction of manufacturing test access and control ports to support2008
Method and apparatus for calibrating a delay line2007
Method for increasing efficiency in a multi-processor system and multi-processor2005
Method for increasing efficiency in a multi-processor system and multi-processor2005
Method for increasing efficiency in a multi-processor system and multi-processor2004
Method for increasing efficiency in a multi-processor system and multi-processor2004
Cache management using a buffer for invalidation requests2003
Method and apparatus for tolerating unrecoverable errors in a multi-processor da2003